From mboxrd@z Thu Jan  1 00:00:00 1970
To: 9fans@cse.psu.edu
Subject: Re: [9fans] Toshiba Tecra 720 (notebook)
From: okamoto@granite.cias.osakafu-u.ac.jp
MIME-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 8bit
Message-Id: <20010109102301.08D8D19A45@mail.cse.psu.edu>
Date: Tue,  9 Jan 2001 19:22:43 +0900
Topicbox-Message-UUID: 49940de8-eac9-11e9-9e20-41e7f4b1d025

nclude: /mail/fs/mbox/55/raw

Well,... I'm still here (too much anxious to leave from here).

I suspected this Toshiba machine may use NEC's υPD765 FDC, and got a
document on this chip from net 
(http://www.htl-steyr.ac.st/_morg/pcinfo/hardware/interrupts/hard0001.html),
 and found a command (just 0x10) to check what is the name of this FDC chip 
which works only for these NEC's υPD765 families.

Then, I tested this, and got the FDC of this Toshiba Tecra 720 is NEC's 
υPD765A or υPD765A-2.  This means that we have no means to control 
floppy motor rotation speed from this chip, which should be there outside 
the chip.  However, I may not be facing this problem now(I'm not sure).

The document says this FDC chip is not different from the coded one in
/sys/src/9/pc/devfloppy.c where I cannot find any problem sofar.
In fact, commands are sent safely to FDC, and I get right results other
than floppyxfer() which uses DMA transfer.

Are there any recommendation to check if this is just the problem
whichi I'm facing.

Anyway, the document says "INT 6 sets bit 7 of BIOS Data Area location 40:3E
which can be polled for completion status."  Is this also right for Plan 9 kernel?

Kenji