From mboxrd@z Thu Jan  1 00:00:00 1970
From: erik quanstrom <quanstro@quanstro.net>
Date: Sun,  8 Feb 2015 16:29:46 -0800
To: 9fans@9fans.net
Message-ID: <483c373a6dd50e0cdabb0322ca581fd3@brasstown.quanstro.net>
In-Reply-To: <CA+db=n1_ZgJPA5C8k8BWszs=ObEU1BDN6+Xh=tPtR5+OuoYwrg@mail.gmail.com>
References: <c4aef31952842c126252639a8c6bf4fb@brasstown.quanstro.net>
	<CA+db=n1yaSFdOsW5w_t1fMbkQQcbwazGpQvkBGG3W2U0vP8xtA@mail.gmail.com>
	<fa4b04d61419f77f36b4709e0c503586@brasstown.quanstro.net>
	<CA+db=n1_ZgJPA5C8k8BWszs=ObEU1BDN6+Xh=tPtR5+OuoYwrg@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="US-ASCII"
Content-Transfer-Encoding: 7bit
Subject: Re: [9fans] cmovne
Topicbox-Message-UUID: 437655d2-ead9-11e9-9d60-3106f5b1d025

> No. I just realized you want conditional move from DX to (DI).
>
> It's an illegal combination. The intel document only lists three forms for
> CMOVNE:
> CMOVNE r16, r/m16 // CMOVWNE
> CMOVNE r32, r/m32 // CMOVLNE
> CMOVNE r64, r/m64 // CMOVQNE
>
> All of them are conditionally moving from reg/mem to a register.
> (Also note the description "These instructions can move 16-bit, 32-bit or
> 64-bit values
> from memory to a general-purpose register or from one general-purpose
> register to another.")

d'oh!

ah!  thanks.  i tripped over intel listing the arguments in the other order.
glad i asked.

- erik