From mboxrd@z Thu Jan  1 00:00:00 1970
Date: Thu, 10 Mar 2005 11:24:45 -0700
From: "Ronald G. Minnich" <rminnich@lanl.gov>
To: Bruce Ellis <bruce.ellis@gmail.com>,
	Fans of the OS Plan 9 from Bell Labs <9fans@cse.psu.edu>
Subject: Re: [9fans] ARM instruction
In-Reply-To: <775b8d1905031010023fdd6c44@mail.gmail.com>
Message-ID: <Pine.LNX.4.58.0503101122060.12217@enigma.lanl.gov>
References: <Pine.LNX.4.58.0503101041590.12217@enigma.lanl.gov>
	<775b8d1905031010023fdd6c44@mail.gmail.com>
MIME-Version: 1.0
Content-Type: TEXT/PLAIN; charset=US-ASCII
Cc:
Topicbox-Message-UUID: 222697ba-ead0-11e9-9d60-3106f5b1d025



On Fri, 11 Mar 2005, Bruce Ellis wrote:

> the .P sets the PFLAG which "indicates that each address
> in the range is incremented ... before it is used to access memory".

well then that worries me more.

I'm seeing a usage from 5c that is like this:

	MOVW	$16384, R3
	MOVE	$1038, R2
	MOVW.P	R2, 4(R3)

the problem is that it shouldn't be 4(R3), it should be 0(R3). And the
pre-increment only makes it worse. I can't quite figure out what 5c is
doing here.

any ARM guys left out there?

ron