From mboxrd@z Thu Jan  1 00:00:00 1970
Message-ID: <a4e6962a0505241627696e5d6c@mail.gmail.com>
Date: Tue, 24 May 2005 18:27:40 -0500
From: Eric Van Hensbergen <ericvh@gmail.com>
To: Jack Johnson <knapjack@gmail.com>,
	Fans of the OS Plan 9 from Bell Labs <9fans@cse.psu.edu>
Subject: Re: [9fans] Plan9 on the Cell...
In-Reply-To: <6e35c06205052416184b8a53c8@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: quoted-printable
Content-Disposition: inline
References: <36111140-8D4D-41B7-BCA2-17659EA08E26@telus.net>
	<a4e6962a050524122650ff3ac2@mail.gmail.com>
	<F69DCC8D-7ECA-457B-A356-2D17272DDD3A@telus.net>
	<6e35c06205052416184b8a53c8@mail.gmail.com>
Cc: 
Topicbox-Message-UUID: 52ecfee8-ead0-11e9-9d60-3106f5b1d025

On 5/24/05, Jack Johnson <knapjack@gmail.com> wrote:
> On 5/24/05, Paul Lalonde <plalonde@telus.net> wrote:
> > The SPEs, of course, are the interesting part from the systems point
> > of view.
>=20
> I'm a layman, so speaking completely out my posterior here, but I read
> a paper somewhere that lead me to believe that some of the vectorizing
> techniques used on the Crays could be applied well to the cell
> processors.  True?
>=20
> Not that I recall seeing a Cray port on sources.... ;)
>=20

The Cell architecture is quite different from a traditional vector
architecture.  "It's like nothing we've ever seen before"...sorta....

      -eric