From mboxrd@z Thu Jan  1 00:00:00 1970
From: erik quanstrom <quanstro@quanstro.net>
Date: Sun,  8 Feb 2015 15:42:59 -0800
To: 9fans@9fans.net
Message-ID: <fa4b04d61419f77f36b4709e0c503586@brasstown.quanstro.net>
In-Reply-To: <CA+db=n1yaSFdOsW5w_t1fMbkQQcbwazGpQvkBGG3W2U0vP8xtA@mail.gmail.com>
References: <c4aef31952842c126252639a8c6bf4fb@brasstown.quanstro.net>
	<CA+db=n1yaSFdOsW5w_t1fMbkQQcbwazGpQvkBGG3W2U0vP8xtA@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="US-ASCII"
Content-Transfer-Encoding: 7bit
Subject: Re: [9fans] cmovne
Topicbox-Message-UUID: 435a7c5e-ead9-11e9-9d60-3106f5b1d025

> On Sun, Feb 8, 2015 at 6:27 PM, erik quanstrom <quanstro@quanstro.net>
> wrote:
>
> > am i reading the intel docs wrong, or is 6l missing a valid instruction?
> >
> > memmove5: doasm: notfound from=12 to=92 (47)    CMOVQNE DX,(DI)
> >
> Go's liblink (which is derived from [5869]l) and cmd/6a support this
> instruction.

does it support it with exactly that register combination?

- erik