[9front] zynq

[9front] zynq

[ron minnich]

[-- Attachment #1: Type: text/plain, Size: 79 bytes --]

is anybody still running on the zynq? I might have the right one lying
around.

[-- Attachment #2: Type: text/html, Size: 100 bytes --]

Re: [9front] zynq

[Kurt H Maier]

On Fri, Aug 09, 2024 at 08:53:19AM -0700, ron minnich wrote:
> is anybody still running on the zynq? I might have the right one lying
> around.

I still use it on my aijuboard now and then.  I can lend it to you if
you want something to compare to.

khm

Re: [9front] zynq

[qwx]

Aug 10, 2024 04:04:40 Kurt H Maier <khm@sciops.net>:

> On Fri, Aug 09, 2024 at 08:53:19AM -0700, ron minnich wrote:
>> is anybody still running on the zynq? I might have the right one lying
>> around.
>
> I still use it on my aijuboard now and then.  I can lend it to you if
> you want something to compare to.
>
> khm

I use mine as a cpu/auth server on my main network.
There are a few more people using the same board.

For reference: http://aiju.de/electronics/aijuboard/

Cheers,
qwx

Re: [9front] zynq

[lists]

Did anyone do anything interesting with the FPGA?

Re: [9front] zynq

[Rodrigo G. López]

[-- Attachment #1: Type: text/plain, Size: 272 bytes --]

hi,

iirc aiju implemented 2D drawing to be used with hwdraw(2), but i never got the chance to get my hands at one of the boards :S


-rodri

On August 11, 2024 1:39:19 PM UTC, lists <lists@ecloud.org> wrote:
>Did anyone do anything interesting with the FPGA?

[-- Attachment #2: Type: text/html, Size: 597 bytes --]

Re: [9front] zynq

[qwx]

Aug 11, 2024 23:10:03 Rodrigo G. López <rgl@antares-labs.eu>:

> hi,
>
> iirc aiju implemented 2D drawing to be used with hwdraw(2), but i never got the chance to get my hands at one of the boards :S
>
>
> -rodri
>
>
> On August 11, 2024 1:39:19 PM UTC, lists <lists@ecloud.org> wrote:
>> Did anyone do anything interesting with the FPGA?

The dual-lane displayport output is done via the fpga [1].
I've used it as a graphical terminal for a while.  SATA and
sound were also to be implemented through the fpga but to my
knowledge there are no working implementations.

Example usage: [2]; the fpga is programmed via /dev/pl, a
fixed segment is reserved, then a C program (here `run') does
the actual modesetting.  iirc 'fixed' segments are a 9front
addition done in part for this.

Cheers,
qwx

[1] https://github.com/aiju/dport
[2] http://shithub.us/qwx/rc/HEAD/bin/dp/raw