From mboxrd@z Thu Jan  1 00:00:00 1970
X-Msuck: nntp://news.gmane.org/gmane.linux.lib.musl.general/13324
Path: news.gmane.org!.POSTED!not-for-mail
From: Rich Felker <dalias@libc.org>
Newsgroups: gmane.linux.lib.musl.general
Subject: Re: riscv port for review
Date: Thu, 27 Sep 2018 22:47:49 -0400
Message-ID: <20180928024749.GS17995@brightrain.aerifal.cx>
References: <20180928022404.GQ17995@brightrain.aerifal.cx>
Reply-To: musl@lists.openwall.com
NNTP-Posting-Host: blaine.gmane.org
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
X-Trace: blaine.gmane.org 1538102757 2303 195.159.176.226 (28 Sep 2018 02:45:57 GMT)
X-Complaints-To: usenet@blaine.gmane.org
NNTP-Posting-Date: Fri, 28 Sep 2018 02:45:57 +0000 (UTC)
User-Agent: Mutt/1.5.21 (2010-09-15)
To: musl@lists.openwall.com
Original-X-From: musl-return-13340-gllmg-musl=m.gmane.org@lists.openwall.com Fri Sep 28 04:45:53 2018
Return-path: <musl-return-13340-gllmg-musl=m.gmane.org@lists.openwall.com>
Envelope-to: gllmg-musl@m.gmane.org
Original-Received: from mother.openwall.net ([195.42.179.200])
	by blaine.gmane.org with smtp (Exim 4.84_2)
	(envelope-from <musl-return-13340-gllmg-musl=m.gmane.org@lists.openwall.com>)
	id 1g5imv-0000XR-4O
	for gllmg-musl@m.gmane.org; Fri, 28 Sep 2018 04:45:53 +0200
Original-Received: (qmail 3115 invoked by uid 550); 28 Sep 2018 02:48:02 -0000
Mailing-List: contact musl-help@lists.openwall.com; run by ezmlm
Precedence: bulk
List-Post: <mailto:musl@lists.openwall.com>
List-Help: <mailto:musl-help@lists.openwall.com>
List-Unsubscribe: <mailto:musl-unsubscribe@lists.openwall.com>
List-Subscribe: <mailto:musl-subscribe@lists.openwall.com>
List-ID: <musl.lists.openwall.com>
Original-Received: (qmail 3088 invoked from network); 28 Sep 2018 02:48:01 -0000
Content-Disposition: inline
In-Reply-To: <20180928022404.GQ17995@brightrain.aerifal.cx>
Original-Sender: Rich Felker <dalias@aerifal.cx>
Xref: news.gmane.org gmane.linux.lib.musl.general:13324
Archived-At: <http://permalink.gmane.org/gmane.linux.lib.musl.general/13324>

On Thu, Sep 27, 2018 at 10:24:04PM -0400, Rich Felker wrote:
> Pulled from here:
> https://github.com/riscv/riscv-musl/commit/6a4f4a9c774608add4b02f95322518bd2f5f51ee
> 
> Attached for review.

> diff --git a/arch/riscv32/bits/alltypes.h.in b/arch/riscv32/bits/alltypes.h.in
> new file mode 100644
> index 0000000..66ca18a
> --- /dev/null
> +++ b/arch/riscv32/bits/alltypes.h.in
> @@ -0,0 +1,26 @@
> +#define _Addr int
> +#define _Int64 long long
> +#define _Reg int
> +
> +TYPEDEF __builtin_va_list va_list;
> +TYPEDEF __builtin_va_list __isoc_va_list;
> +
> +#ifndef __cplusplus
> +TYPEDEF int wchar_t;
> +#endif
> +
> +TYPEDEF float float_t;
> +TYPEDEF double double_t;
> +
> +TYPEDEF struct { long long __ll; long double __ld; } max_align_t;
> +
> +TYPEDEF long time_t;

Is riscv32 time_t really 32-bit? If so that's really disappointing,
but presumably unfixable...

Rich