From mboxrd@z Thu Jan 1 00:00:00 1970 X-Spam-Checker-Version: SpamAssassin 3.4.4 (2020-01-24) on inbox.vuxu.org X-Spam-Level: X-Spam-Status: No, score=-3.3 required=5.0 tests=MAILING_LIST_MULTI, RCVD_IN_DNSWL_MED,RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL autolearn=ham autolearn_force=no version=3.4.4 Received: (qmail 20151 invoked from network); 21 Oct 2023 01:06:33 -0000 Received: from second.openwall.net (193.110.157.125) by inbox.vuxu.org with ESMTPUTF8; 21 Oct 2023 01:06:33 -0000 Received: (qmail 1557 invoked by uid 550); 21 Oct 2023 01:06:30 -0000 Mailing-List: contact musl-help@lists.openwall.com; run by ezmlm Precedence: bulk List-Post: List-Help: List-Unsubscribe: List-Subscribe: List-ID: Reply-To: musl@lists.openwall.com Received: (qmail 1511 invoked from network); 21 Oct 2023 01:06:29 -0000 Date: Sat, 21 Oct 2023 12:06:15 +1100 (AEDT) From: Damian McGuckin To: musl@lists.openwall.com In-Reply-To: Message-ID: <4559c029-6f1f-dd1c-3fb4-ae5b5c21eb31@esi.com.au> References: <1de79c9a-b970-5285-3a90-a3d5a8df90e9@esi.com.au> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Subject: Re: [musl] Floating Point Operations Cycles/Latency for ARM + RISC-V + POWER10 On Fri, 20 Oct 2023, David Edelsohn wrote: > Have you looked at the scheduler description for ARM, RISC-V and POWER in > GCC or LLVM? No. Thanks for the pointer - Damian