From mboxrd@z Thu Jan  1 00:00:00 1970
X-Spam-Checker-Version: SpamAssassin 3.4.4 (2020-01-24) on inbox.vuxu.org
X-Spam-Level: 
X-Spam-Status: No, score=-3.3 required=5.0 tests=MAILING_LIST_MULTI,
	RCVD_IN_DNSWL_MED,RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL autolearn=ham
	autolearn_force=no version=3.4.4
Received: (qmail 30356 invoked from network); 19 Oct 2021 14:24:16 -0000
Received: from mother.openwall.net (195.42.179.200)
  by inbox.vuxu.org with ESMTPUTF8; 19 Oct 2021 14:24:16 -0000
Received: (qmail 18391 invoked by uid 550); 19 Oct 2021 14:24:14 -0000
Mailing-List: contact musl-help@lists.openwall.com; run by ezmlm
Precedence: bulk
List-Post: <mailto:musl@lists.openwall.com>
List-Help: <mailto:musl-help@lists.openwall.com>
List-Unsubscribe: <mailto:musl-unsubscribe@lists.openwall.com>
List-Subscribe: <mailto:musl-subscribe@lists.openwall.com>
List-ID: <musl.lists.openwall.com>
Reply-To: musl@lists.openwall.com
Received: (qmail 18359 invoked from network); 19 Oct 2021 14:24:13 -0000
X-Gm-Message-State: AOAM5317uonYH1N4sMo7DNaCxcWb/6pd8e0IBtPwr3n8mCrL3+QR/d2X
	yl3VEKphtP1l/tusG22Qp8SRtTXdBgCOdCJePog=
X-Google-Smtp-Source: ABdhPJwKQW7tgBaH6kTW0rrTX50ypr3eK+Ahefc5knwle6M9G57uWXIVrYYyqptMm0i3QO8nZ4vcPCD26aJqtexE85s=
X-Received: by 2002:a1c:4b08:: with SMTP id y8mr6692599wma.98.1634653441129;
 Tue, 19 Oct 2021 07:24:01 -0700 (PDT)
MIME-Version: 1.0
References: <s5h5yu79aab.wl-tiwai@suse.de> <CAK8P3a0qxNLv3_RcR5COcRGPcTnYMcfbOjdWKiT2hKdcof9WUg@mail.gmail.com>
 <s5hv9277oux.wl-tiwai@suse.de> <20211008120736.GF7074@brightrain.aerifal.cx>
 <s5hsfx95n99.wl-tiwai@suse.de> <20211018144259.GK7074@brightrain.aerifal.cx>
 <s5hlf2q4byc.wl-tiwai@suse.de> <20211018150824.GL7074@brightrain.aerifal.cx>
 <CAK8P3a1RAk5WRtMjqV6QZ1eHtFu_sxhSBJn0Uv-MhRA5WGiJqQ@mail.gmail.com>
 <20211018204203.GM7074@brightrain.aerifal.cx> <20211019141622.GN7074@brightrain.aerifal.cx>
In-Reply-To: <20211019141622.GN7074@brightrain.aerifal.cx>
From: Arnd Bergmann <arnd@arndb.de>
Date: Tue, 19 Oct 2021 16:23:44 +0200
X-Gmail-Original-Message-ID: <CAK8P3a0Znk6FjUnnMs0KobOBw02f_fwxapeOZH9zrx-h8=Ftqg@mail.gmail.com>
Message-ID: <CAK8P3a0Znk6FjUnnMs0KobOBw02f_fwxapeOZH9zrx-h8=Ftqg@mail.gmail.com>
To: musl@lists.openwall.com
Cc: Arnd Bergmann <arnd@arndb.de>, Takashi Iwai <tiwai@suse.de>, Michael Forney <mforney@mforney.org>, 
	ALSA Development Mailing List <alsa-devel@alsa-project.org>, Takashi Iwai <tiwai@suse.com>, 
	Baolin Wang <baolin.wang@linaro.org>, y2038 Mailman List <y2038@lists.linaro.org>, 
	Linux Kernel Mailing List <linux-kernel@vger.kernel.org>, Mark Brown <broonie@kernel.org>, 
	Baolin Wang <baolin.wang7@gmail.com>
Content-Type: text/plain; charset="UTF-8"
X-Provags-ID: V03:K1:LH5aUQjm4WdPI1pni133F8soaMz/ACWTrN71US6rsQI+Uf6YBZ9
 r9pPKdaMyD9nKySL9YBBsiGeRLJsHPFv7nT1dgDNziQmVLYdhPejZvQd0PjcxaQuNCF0RlB
 wEkAcc/ZK4h/9VocEvea1hSXgKWec24m+8mfN1gZ2R0qt5GkHl42WqADYC3ff4KAWfqcb9s
 jdjmy+b3qbCdbEf0RKw8g==
X-UI-Out-Filterresults: notjunk:1;V03:K0:A/dpKYGnYE8=:sP4ZjonlN0yEZvoKS9pBx2
 CLWdmJ4gn4Epyps7wdoL8E6b6kWJCFEev5dtbpjX4uAiAMU/Y63q+5mV1ya0QQdpeIj1R4L52
 CJ9FH5sYWA8xLgeLoOGAIo3BhICOoi3ZqPzqxJMaZ7sEon2sGNAu6OQBMjaT1dMmvGQ3Zw/tC
 fuqsDTjsFmRLaqd5y/ThxU3oE03AT3S8gcFGyNrlNL8iOwcPl8i6fx1GZCkkR3eZogr0nZzo+
 YGwiZaE2LM8FHuywvJBvBu2mIV2A3sICo6ZVs50j02LKKvzVRgpd5by5O0OXt6Dn9tUdFqV/v
 SJna4OBfugb2vNtTH4YV1RuL0/b8ENtfA9e1NjDaBshTRfgOZg+YOQhqLFOqCIM/sD9rKLS0m
 WvwLxqSL1//uDfHZGCKi9K4DWu+4BoOwrL+XJvmJVuDIEOwcw6C/zjFI57NNKVCmIJBKsFWVb
 7pX0NAWdq3dyPBt2j/wi1F3pKriZJb6lTK2oX8jA8urRtPEPi9+lIwIbYSA95bd3iFkDyvcuL
 0dk0wxoyRm9c+DXq6lM0vVML4sI6TYiC30ePVfV5ZVbaUH8AD3CFsEkMWeXEsfNOeUa/SuprB
 xQ4hBUzn8Mp8pscYIldASJ+oH5a2/UJuMuq+7Jn37+1PoC1WZmrfvBmyqvqAYz9d4K4ocuMkJ
 iv6CW2/5HeQFCVstUZRWzn5jOdmRWEkJtmRWx9tMTH0PWZS70h5cBSvmEKm3zZMclvVDhOZuL
 35ciPRpNzdJruHjr9Aakz185h3OnLtykysEVE31Y1h5Pa9KK6NWiT7itgpAh6rthwGgFkO+KX
 ukUYEsbCm1nPxiuiEMR6z97mRWxPegip1OWV2VWsoTyULPgDBk=
Subject: Re: [musl] Re: [alsa-devel] [PATCH v7 8/9] ALSA: add new 32-bit
 layout for snd_pcm_mmap_status/control

On Tue, Oct 19, 2021 at 4:16 PM Rich Felker <dalias@libc.org> wrote:
> On Mon, Oct 18, 2021 at 04:42:04PM -0400, Rich Felker wrote:
> >
> > Well for little endian either would work (because adj is 0 :) but yes
> > there are 3 such paddings before the second member on big endian, so
> > it should be 3.
>
> How about this? It avoids open coding the logic and handles it as 2
> 4-byte substructures with endian-specific offsets.

Looks good to me.

      Arnd